

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION. @2018 ALL RIGHT RESERVED.

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

ALPHARD

Vinafix.com

2018.12.27

	Vinafix.com	
21-OCT-2002		
DATE	CHANGE NO.	REV

DESIGN / DRAWER			DATE			INVENTEC			
CHECK			21-OCT-2002			MODEL, PROJECT, FUNCTION			
APPROVAL						MAIN BOARD			
FILE NAME						SIZE	CODE	DOC NUMBER	REV
PCB PIN			60xxxxxxxxxx			A3	GS	1310xxxxx-0-0	201
			PCB VER			SHEET			
			xxx			of 139			

TABLE OF CONTENTS

01.PROJECT NAME
02.TABLE OF THE CONTENT
03.BLOCK DIAGRAM
04.TABLE OF SMBUS,I2C
05.POWER BLOCK DIAGRAM
06.GPU POWER BLOCK DIAGRAM
07.DC IN
08.CHARGER(BQ24780S)
09.SCP/BATT
10.SYSTEM POWER(P5V0DS)
11.SYSTEM POWER(P5V0)
12.SYSTEM POWER(P3V3DS)
13.SYSTEM POWER(VDDQ)
14.SYSTEM POWER(P1V8DS)
15.SYSTEM POWER(P2V5)
16.SYSTEM POWER(P1V05A)
17.SYSTEM POWER(PVCCIO)
18.VCORE>SA CONTROLLER_NCP81215
19.PVCORE
20.PVCCGT
21.PVCCSA
22.POWER LOAD SW
23.ENABLE PIN
24.FAN
25.PCB SCREW
26.COFFEE LAKE_H_1 (PEG, HDMI)
27.COFFEE LAKE_H_2 (DDI, EDP)
28.COFFEE LAKE_H_3 (DDR-1)
29.COFFEE LKAE_H_4 (DDR-2)
30.COFFEE LAKE_H_5 (CFG)
31.COFFEE LAKE_H_6 (POWER-1)
32.COFFEE LAKE_H_7 (POWER-2)
33.COFFEE LAKE_H_8 (DECOUPLING)
34.COFFEE LAKE_H_9 (GT DECOUPLING)
35.COFFEE LAKE_H_10 (GND)

36.CANNON LAKE_PCH_H (SPI, GPP)
37.CANNON LAKE_PCH_H (DMI, USB2)
38.CANNON LAKE_PCH_H (CLINK, FAN, PCIE/SATA,HOST)
39.CANNON LAKE_PCH_H (AUDIO, SMBUS, JTAG)
40.CANNON LAKE_PCH_H (LPC/ESPI, USB3, SATA)
41.CANNON LAKE_PCH_H (CORE, VCCGPIO, MPHY)
42.CANNON LAKE_PCH_H (RTC)
43.CANNON LAKE_PCH_H (GND)
44.CANNON LAKE_PCH_H (GPP)
45.CANNON LAKE_PCH_H (GPP, CLKOUT)
46.CANNON LAKE_PCH_H (GPP)
47.SYSTEM MEMORY(DIMM0)
48.SYSTEM MEMORY(DIMM1)
49.THERMAL
50.ROM
51.EC ITE8987E
52.KB_CNTR
53.TP_CNTR
54.AUDIO CODEC ALC255
55.AUDIO LINE
56.STAT HDD CNTR
57.M.2 FOR WLAN
58.M.2 FOR SSD1
59.M.2 FOR SSD2
60.TYPE-C CNTR
61.USB_CHARGER
62.EDP_CNTR
63.TPM
64.USB LAN AUDIO CNTR
65.PCIE REPEATER
66.SEQUENCING
67.SEQUENCING

117.EMI
118.KB_BL /TURBO/HALL SENSOR

SMALL BOARD1&2

120.TUBRO_BOARD/HALL_SENSOR_BOARD

SMALL BOARD3

121.USB3.1 PORT1
122.USB3.1 PORT2
123.SYSTEM LED
124.LAN
125.RJ45/ESD/TRANSFORMER
126.SPK/JACK
127.USB LAN AUDIO CNTR

FOR 17 SMALL BOARD1&2


129.KB_BL
130.KB

GPU PAGE 71-116 FROM PAGE 72

INVENTEC

CHANGE BY	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310XXXX-0-0	REV	X01
PCB P/N	60XXXXXXXXXX	PCB VER	XXX	SHEET	2	of	139				

Block Diagram







INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	3 of 139		

COFFEE LAKE - H


EC
ITE8987



INVENTEC				
TITLE MODEL PROJECT,FUNCTION				
TABLE OF I2C				
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0		REV X01
SHEET		4 of 139		


CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------

POWER BLOCK




IN/EN

OUT




IN/EN

OUT



GPU POWER BLOCK

IN/EN OUT




INVENTEC


TITLE
MODEL, PROJECT, FUNCTION
TABLE OF 12C

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

SHEET 6 of 139

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------





Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	CODE	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	A3	CS		
				SHEET	8	of	139


INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
Block	Diagram


SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		8	of 139

FOR CHARGER


SCP



ARP



BATT






INVENTEC


TITLE			
MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 9 of 139			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	XXX

State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF










Vinafix.com

Vinafix.com

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
P1V05A			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 16 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





CLOSE TO U66010

H-LINE 62 45W CPU. 18






VCCIA MAX CURRENT=128A ; LOADLINE = TBD MV/A
VCCGT MAX CURRENT = 55A ; LOADLINE = 3.1MV/A
VCCSA MAX CURRENT = 11A ; LOADLINE = 10 MV/A

SIZE A3	CODE CS	1310xxxxx-0-0	Y
SHEET		18 of 139	

SIZE A3	CODE CS	1310xxxxx-
SHEET		18 of 139



INVENTEC			
TITLE MODEL,PROJECT,FUNCTION PVCORE			
SIZE C	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 19 of 179			




INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION DDR3_SO-DIMM0			
SIZE C	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		of 22	139

CHANGE by	XXX	DATE	
PCB P/N	60xxxxxxx	PCB VER 2	00000002


1. P3V3DS / P5V0DS



2. P1V0A / P1V8A / P3V3A



3. P1V2 / P1V8 / VCCSFR(PVCCST)



INVENTEC


TITLE
MODEL,PROJECT,FUNCTION

SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01


CHANGE by XXX DATE
PCB P/N 60N8xxxxxxx PCB VER XXXX-2002

SHEET of 23 139

REFERENCE 4300~4349(FAN)
REFERENCE 4411~4449(THERMAL)



FAN1 CN CPU



FAN2 CN CPU

REFERENCE 0~49(PCB SCREW)

Vinafix.com

- 1

FIX1

FIX_MASK
- 1

FIX2

FIX_MASK
- 1

FIX3

FIX_MASK
- 1

FIX4

FIX_MASK
- 1

FIX5

FIX_MASK
- 1

FIX6



FIX_MASK
- 1

FIX7


FIX_MASK
- 1

FIX8

FIX_MASK



PCB





Vinafix.com


INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX


SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 25 of 139			










TITLE			
MODEL,PROJECT,FUNCTION SKYLAKE4_H-DDR-2			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	F X
SHEET		29 of 139	







PLACE IN BACK SIDE




PLACE CLOSE TO CPU Y12 PIN (ONE 10UF)




PLACE IN BACK SIDE


EDS VER0.7	
P1V2	
10UF X 11	22UF X 4
PVCCSA	
47UF X 2	22UF X 2
10UF X 7	1UF X 1




PLACE IN TOP SIDE






Vinafix.com



PLACE U4555 PIN BH13,BJ13,G11



PLACE IN BACK SIDE







PLACE U4555 PINH29,G30 PLACE U4555 PINH30 PLACE U4555 PINH28,J28

INVENTEC




TITLE			
MODEL PROJECT FUNCTION			
SKYLAKES_H-DECOUPLING			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		33 of 139	


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX


EDS VER0.7
PVCCGT
47UF X 3 22UF X 7
10UF X 10 1UF X 12





H82 CPU





















Vinafix.com

NOTE: COIN BATTERY DISCHARGE TOOL

LPC & ESPI TABLE			
	LPC MODE	ESPI MODE	
R4710	INSTAL	UNINSTAL	
R4709	UNINSTAL	INSTAL	



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE A3

CODE CS


DOC NUMBER 1310xxxxx-0-0

REV X01


SHEET 42 of 139

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

Vinafix.com







Vinafix.com




	GPP_A23	GPP_A22	GPP_A21	GPP_A20
A build0	0	0	0	0
A build1	0	0	0	1
B build0	0	1	0	0
B build1	0	1	0	1
B build2	0	1	1	0
	0	1	1	1
C build0	1	0	0	0
	1	0	0	1
D build	1	0	1	0
	1	0	1	1
Pre-MP	1	1	0	0
MP	1	1	0	0

- SSC = Spread Spectrum Clocking
- The SRCLKREQ#[15:0] signals can be configured to map to any of the PCH-H PCI Express* Root Ports
- SRCLKREQ#[15:0] to CLKOUT_PCIE_P/N[15:0] Mapping Requirements
 - SRCLKREQ#[7:0] signals can be mapped to any of the CLKOUT_PCIE_P/N[7:0] differential clock pairs
 - SRCLKREQ#[15:8] signals can be mapped to any of the CLKOUT_PCIE_P/N[15:8] differential clock pairs



INVENTEC			
TITLE MODEL_PROJECT,FUNCTION PCH/GPP/CLKOUT			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		45 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




Vinafix.com

Vinafix.com


INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
DDR4 SO DIMM0			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 47 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



THERM SENSOR



INVENTEC



TITLE	MODEL,PROJECT,FUNCTION Block Diagram
<p>1. PROJECT</p> <p>2. FUNCTION</p> <p>3. MODEL</p>	

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	F X
------------	------------	-----------------------------	--------

SHEET 49 of 139



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

Vinafix.com



THERMAL SENSOR
HDMI
DP

Vinafix.com




















































EC

Location 300 ~ 389

2013EE1B

Ver.05_20120824



Vinafix.com



INVENTEC

MODEL PROJECT FUNCTION
Block Diagram

CHANGE BY XXXX DATE 21-OCT-2002
PCB P/N 600000000000 PCB VER XXXX

SIZE CODE DOCUMENT REV
A1 15 1310XXXX-0-0 X01


REFERENCE 200~249(POWER CONN)
REFERENCE 250~299(KB/TP CONN)



VCC : 4.5V	Min(LED VF : 3.5V)	Max(LED VF : 2.9V)
LED W : 2.9~3.5V		
Power consumption	228.71mA	320.2mA

Vinafix.com

1	14*
2	NC
3	NC
4	C08
5	C07
6	C06
7	C05
8	C04
9	C03
10	C02
11	C01
12	R16
13	R15
14	R14
15	R13
16	R12
17	R11
18	R10
19	R09
20	R08
21	R07
22	R06
23	R05
24	R04
25	R03
26	R02
27	R01
28	R18
29	R17



3/21 CHANGE

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		52 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



REFERENCE 500~549(AUDIO CODEC)

D

C

B




A

D

C

B

A



Vinafix.com

INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 54 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

Vinafix.com

REFERCE 600~649(JACK/MIC/SPEAKER)

AUDIO JACKS




Vinafix.com

Vinafix.com

INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX
SIZE A3	CODE CS	DOC NUMBER	1310xxxxx-0-0
SHEET	55	of	139
REV	X01		



D



B

A

CHANGE by	XXX
PCB P/N	60xxxxxxxxxxx

DATE	21-OCT-2002
PCB VER	XXX

SIZE A3	CODE CS	1310xxxxx
SHEET		58 of 139

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		58 of 139	


TITLE	MODEL, PROJECT, FUNCTION
Block	Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0
------------	------------	-----------------------------

SHEET 58 of 139

NGFF SSD2(PCIE/SATA 2X)

Vinafix.com



M.2 CARD USES; SATA SIGNALING (LOW) OR PCIE SIGNALING (HIGH)

REFERENCE NUMBER:1950~1999


Vinafix.com

INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
SATA HDD CONN.			
SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
SHEET 59 of 139			

CHANGE by XXX	DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxx	PCB VER XXX


TYPE C OVP




Vinafix.com


CHANGE by	XXX	DATE	21-OCT-2002	SIZE	CODE	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	A3	CS		
				SHEET	60 of 139		

EDP CONN







TPM DO NOT INSTALL





PCIE REPEATER



Vinafix.com

Vinafix.com


INVENTEC

TITLE MODEL,PROJECT,FUNCTION

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002 PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 65 of 139




INVENTEC

TITLE
MODEL PROJECT FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

SHEET 66 of 139





Vinafix.com

	8	7	6	5	4	3	2	1
D								
C								
B								
A								

Vinafix.com

	8	7	6	5	4	3	2	1
D								
C								
B								
A								

Vinafix.com

N18E-G0

N18E-G1

N18E-G2 MAX-Q

Vinafix.com

8GB DDR5 256M X 16 X 2 X6

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 71 of 139			

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------

PCA CODE NAME : N18E-G0/G1/G2 MAX-Q

G0 : 6019B1850001

G1 : 6019B1849201

G2 MAXQ:6019B1849301

PCB VERSION : X01

BOARD SIZE:

SCH P/N:

PCB P/N:

PCA P/N:

BOM ATTRIBUTE TRUTH TABLE

I: INSTALL

NI: NON-INSTALL

DY: NON-INSTALL

MP: PRODUCTION

PROTO: PRE-PRODUCTION

CRITICAL: CRITICAL PART

PVCORE_DGPU = NVVDD

P1V35 S_DGPU= FBVDD

P1V0S_DGPU = PEX_VDD

SAMSUNG K4Z80325BC-HC14
6019B1847601

MICRON MT61K256M32JE-14:A
6019B1847701


SHEET	CONTENT	SHEET	CONTENT
71	TITLE	101	GPU 1V8_AON DECOUPLING
72	INDEX	102	GPU NVDD DECOUPLING
73	VGA CONNECTION WITH MAINBOARD	103	GPU FBVDD DECOUPLING
74	GPU PCI-E GEN3 X 16	104	GPU GND
75	GPU MEMORY PARTITION A	105	GPU POWER SEQUENCE
76	GPU MEMORY PARTITION B	106	GPU POWER DISCHARGE
77	GPU MEMORY PARTITION C	107	GPU 1V8_MAIN
78	GPU MEMORY PARTITION D	108	GPU_NVVDD/NVVDDS (MP2886A)
79	GPU MEMORY FBA PARTITION 31-0	109	PVCORE_DGPU (MP86941_1-2P)
80	GPU MEMORY FBA PARTITION 63-32	110	PVCORE_DGPU (MP86941_3-4P)
81	GPU MEMORY FBB PARTITION 31-0	111	PVCORE_DGPU (MP86941_5-6P)
82	GPU MEMORY FBB PARTITION 63-32	112	P1V35S_DGPU (RT8816A_2P)
83	GPU MEMORY FBC PARTITION 31-0	113	P1V0S_DGPU (RT8068A)
84	GPU MEMORY FBC PARTITION 63-32	114	P1V8S_DGPU (RT8068A)
85	GPU MEMORY FBD PARTITION 31-0	115	NOTES
86	GPU MEMORY FBD PARTITION 63-32	116	HISTORY
87	GPU 27 MHZ XTAL	117	
88	GPU VBIOS, STRAPS	118	
89	GPU GPIOs	119	
90	GPU IFP_AB	120	
91	GPU DP IFP_CD	121	
92	GPU DP REDRIVER PI3DPX1203ZHEX	122	
93	GPU DP CONNECTOR	123	
94	GPU HDMI IFP_EF	124	
95	GPU HDMI RETIMER IT66317	125	
96	GPU HDMI CONNECTOR	126	
97	GPU NVHS	127	
98	OVr-M	128	
99	GPU NVDD	129	
100	GPU FBVDD	130	

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET	72	of	139

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

CONNECTION TO MAINBOARD



105 93 91 44 IN DGPU_PWR_EN OUT

GPU PWR ENABLE COME FROM PCH/EC
MAKE SURE 10K P3V3S PULL UP

74 36 IN PCH_PLTRST#_BUF OUT

PCH PLATFORM RESET#
MAKE SURE 100K PULL TO GND

74 44 IN IRMT_HOLD_RST# OUT

PCH HOLD RESET#
MAKE SURE 100K PULL TO GND
TO PCH

89 44 IN GPU_EVENT_PCH# OUT

PCH INFORM GPU WILL EXIT GC6 MODS

89 51 IN DGPU_PWRLEVEL OUT

15.3.2 PWR_LEVEL* (GPIO12)

The **PWR_LEVEL** input signal triggers an immediate GPU hardware slow-down, followed by the driver capping the GPU power state to the appropriate limit. There are two events that can trigger this signal assertion: AC to battery power transition or total system power overdraw event.

74 45 OUT PEX_CLKREQ# IN

PCIE CLK REQUESTD#

105 51 OUT ALL_POWER_GOOD IN

GPU ALL S RAIL GOOD
MAKE SURE 10K P3V3S PULL UP

93 44 OUT DP_MA_HPD# IN

DP HPD TO MAINBOARD
MAKE SURE 10K P3V3S PULL UP

95 92 73 50 49 BI SMB0_DATA_D BI

95 92 73 50 49 BI SMB0_CLK_D BI

DP REDRIVER I2C CONNECT TO MOBARD
MAINBOARD NEED TO PULL UP

95 44 OUT HDMI_MB_HPD# IN

HDMI HPD TO MB

95 92 73 50 49 BI SMB0_DATA_D BI

95 92 73 50 49 BI SMB0_CLK_D BI

HDMI RETIMER I2C TO MB
MAINBOARD NEED TO PULL UP

89 51 OUT GPU_OVERT_EC# IN

3.3V LEVEL
OVER TEMPERATURE TO PCH OR EC

105 89 44 OUT GC6_FB_EN_PCH IN

3.3V LEVEL
GC6 ENABLE SIGNAL TO PCH OR EC

89 51 BI EC_SMBDATA0 BI

89 51 BI EC_SMBCLK0 BI


GPU I2C, COMMUNICATED WITH EC
THIS SIGNAL REQUIRE AN EXTERNAL PULL UP

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 73 of 139			




CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	----------------------	-----------------	--------------------




A

A

U50000



GPU FRAME BUFFER C





INVENTEC

Title		Model, Project, Function		Doc Number		Rev	
Block		Diagram		1310XXXXX-0-0		201	
SIZE	A3	CODE	CS	SHEET	77	of	138

CHANGES	XXX	DATE	21-OCT-2002
PCB PIN	60XXXXXXXXXX	PCB VER	XXX

GPU FRAME BUFFER D





Vinafix.com

INVENTEC

MODEL,PROJECT,FUNCTION
Block Diagram

REV 201

CHANGES

PCB PIN

DATE

PCB VER

21-OCT-2002

XXXX

SIZE

A3

CODE

CS

DOC NUMBER

1310XXXX-0-0


SHEET

82

REV

138

50800 - 50899



27 MHZ XTAL

$$CL = 2 \cdot 10 - (5 + 3) = 12$$


$$CL_{trim} = 2 \times C_{Load} - (C_{stray} + C_i)$$

Where:

- ▶ C_{load} is the crystal load capacitance (from data sheet of XTAL used)
- ▶ C_{stray} is $\sim 3\text{pF}$ (Stray capacitance of XTAL pads and any significant trace routing)
- ▶ C_i is pin capacitance (5pF)

Typical CL_trim = 28 pF when crystal load = 18 pF, stray Capacitance = 3 pF, and XTAL pins capacitance = 5 pF

IFPAB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X6S)	1 x 300 bead (0603)
IFPCD_PLLVDD	1			max ESR 10mΩ
IFPEF_PLLVDD	1		Alternate solution: 3 x 1.0uF (0201W X6S)	1 x 22uF (0805)
GPCPLL_AVDDx	3		3 x 0.47uF (0201W X6S)	1 x 4.7uF (0402)
XSN_PLLVDD			Alternate solution: 3 x 1.0uF (0201W X6S)	
SP_PLLVDD	1		1 x 0.47uF (0201W X6S)	
			Alternate solution: 1 x 1.0uF (0201W X6S)	
VID_PLLVDD	1		1 x 0.47uF (0201W X6S)	
			Alternate solution: 1 x 1.0uF (0201W X6S)	



51300 - 51399

INVENTEC

TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE	CODE	DOC.NUMBER 1310xxxxx-0-0	F X
------	------	-----------------------------	--------

SHEET 87 of 139

GPU VBIOS, EXTERNAL STRAPS

Table 12.4 FS_OVERT* Strap Enablement

Strap Pins see Note 1			FS_OVERT* Function
ROM_SO see Note 2	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)

Note 1: Configurations other than the two listed in Table 12.4 must be avoided, as otherwise damage to strap inputs may result.

Note 2: The ROM_SO pin should be pulled low using a 10 kΩ resistor instead of a 100 kΩ resistor.




Table 12.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins see Note	Functions Selected by This Strapping					
STRAPS STRAP4 STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE		
L	L	0	0	0	0	0
L	H	0	0	1	0	1
L	H	0	0	1	1	1
L	L	0	1	0	0	0
H	H	0	1	0	0	1
H	L	0	1	1	0	1
L	H	1	0	0	0	0
L	L	1	0	0	0	1
L	H	1	0	1	0	1

Table 12.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins see Note	Functions Selected by This Strapping					
STRAPS STRAP4 STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE		
L	H	L	0	1	1	1
L	L	L	1	1	0	0
L	H	L	1	1	0	1
L	H	L	1	1	1	0
L	H	L	1	1	1	1
L	L	L	1	0	0	0
L	L	L	1	0	0	1
L	L	L	1	0	1	1
L	L	L	1	0	1	0

DEFAULT IS SAMSUNG

SAMSUNG K4Z80325BC-HC14
6019B1847601
STRAP 0X0=000
SAMSUNG:R51431 STUFF
R51430 NOT STUFF

MICRON MT61K256M32JE-14:A
6019B1847701
STRAP 0X1=001
MICRON :R51430 STUFF
R51431 NOT STUFF

Table 2. N18E-G2/G1 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/V	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Data Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Notes:

1. For N18E-G2/G1, the maximum allowable memory case temperature is 95 °C.

2. DVS is required. WGR TBD

GPU GPIO




Table 7. Thermal Specifications

Parameter	N18E-G3	N18E-G2	N18E-G1	N18E-G0	Units
Thermal Resistance (Junction to Case, R_{JC})	0.014	0.017	0.017	TBD	$^{\circ}\text{C/W}$
Thermal Resistance (Junction to PCB Board, R_{JA})	0.64	0.96	0.96	TBD	$^{\circ}\text{C/W}$
GPU Shutdown Temperature (T_{OVRT}) ¹	99	99	99	TBD	$^{\circ}\text{C}$
GPU Slowdown Temperature ($T_{HBM_AJ_FRT}$) ²	94	94	94	TBD	$^{\circ}\text{C}$








Parameter	N18E-G3	N18E-G2	N18E-G1	N18E-G0	Units
GPU Maximum Operating Temperature ³	89	89	89	TBD	°C
GPU Target Temperature	87 (Default) 75 (Min)	87 (Default) 75 (Min)	87 (Default) 75 (Min)	TBD	°C

Notes:

1. OVERT results in an 87.5% (+8) hardware clock slowdown.
2. THERM_ALERT results in a 50% (+2) hardware clock slowdown.
3. The GPU maximum operating temperature is the maximum GPU temperature at which the GPU is guaranteed to operate at the target performance (base clock) under the total board power level.



The default I2CS address is 0x9E.



53900 - 54199
51500 - 51599

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET		89	of 139

CHANGE b	xxx	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

51800 - 51899


Vinafix.com


INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		90 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





51600 - 51699
Vinafix.com

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE A3

CODE CS


DOC NUMBER 1310xxxxx-0-0

REV X01

SHEET 91 of 139

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

DP REDRIVER



55800 - 55999 56000 - 56199

Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 92 of 139			




Figure 9.9 GPU-to-HDMI Connection Diagram

Confidential

51700 - 51799



Vinafix.com

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 94 of 139			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

HDMI 2.0 RETIMER




56400 - 56500

TO MAINBOARD



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 95 of 139			



56600 - 56799
 Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SIZE	A3	CODE	CS	DOC NUMBER	1310xxxxx-0-0	REV	X01
SHEET	96	of	139				






Table 13. Power Monitoring with OnSemi OVR-M

GPU	Component Values				
	R954, R924	R977, R923	R950	R953, R952	C841, C836
N18E-G3	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G2	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G0, N18E-G1	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G3 MAX-Q					
N18E-G2 MAX-Q					
N18E-G1 MAX-Q, N18E-G0 MAX-Q	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF



52000 - 52099
Vinafix.com



55600 - 55699
52200 - 52299

Vinafix.com




INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		100 of 139	

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------

GPU 1V8_AON DECOUPLING



1V8_AON	3	1.8V	3 x 0.47uF (0201W X65)	3 x 1uF (0402 X65) 3 x 4.7uF (0603 X65)
Alternate solution: 3 x 1.0uF (0201W X65)				

52300 - 52399
Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SIZE	A3	CODE	CS	DOC NUMBER	1310xxxx-0-0	REV	X01
SHEET	101	of	139				

INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram




Table 5.10 GB4B-256 Power Rail Filtering

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package				
NVWDD		Varies	185 x 0.47uF (0201W X65) 23 x 10uF (0603 X65) 4 x 22uF (0805 X65) 3 x 47uF (0805 X65)	2 x 470uF (Poscap)
			Alternate solution: 93 x 1.0uF (0201W X65) 23 x 10uF (0603 X65) 4 x 22uF (0805 X65) 3 x 47uF (0805 X65)	

INVENTEC

MODEL,PROJECT,FUNCTION
Block Diagram

SIZE CODE DOC NUMBER REV
A1 1310XXXX-0-0 701

SHEET 1 of 139

52400 - 52999

CHANGES XXX DATE 21-OCT-2002
PCB PIN 636XXXXXXXXX PCB VER XXX

Vinafix.com

PLACE UNDER GPU

PLACE UNDER GPU

PLACE NEAR GPU

53000 - 53299
Vinafix.com

PLACE UNDER GPU

PLACE UNDER GPU

PLACE NEAR GPU

FBVDDQ (GPU side)	1.25V	48 x 0.47uF (0201W X6S)	4 x 10uF (0603 X6S)
	1.35V	8 x 10uF (0603 X6S)	9 x 22uF (0603 X6S)
Alternate solution:			
24 x 1.0uF (0201W X6S) ²			
8 x 10uF (0603 X6S)			

INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01

CHANGE by DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX


SHEET 103 of 139

GND




INVENTEC


Title		MODEL,PROJECT,FUNCTION	
Block		Diagram	
SIZE	CODE	DOC NUMBER	REV
A1	CS	131DXXXX-0-0	201
SHEET	004	# 131	




1V8_MAIN_EN LEVEL SHIFT




1V8_MAIN_EN AND WITH 1V8_AON




NVVDD_PGOOD




ALL POWER GOOD




1V8_AON_EN




1V8_MAIN_EN



NVVDD_EN




PEX_VDD_EN



FBVDD_EN

FOR GC6 2.1



INVENTEC

MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXXX-0-0	201
SHEET	USE	# 131	

CHANGES	DATE	PCB VER
1	21-OCT-2002	XXXX
2		

55600 - 53899
53500 - 53899

D



C

B




A

A

1

1V8_MAIN



Vinafix.com

55300 - 55399
Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		107 of 139	








Figure 11a: MP2886A Power-On Sequence at Regular-Power Mode


INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		108 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





VMAX=1.2V BY PWM D=100%
 VMIN=0.6V PWM D=0%
 VSTB=0.3V BY EXT MOS INPUT
 FPWM=1.125MHZ
 PWM PULSE MIN.=9.26NS
 VID TRANS. TIME=90US






Table 12. Output EDP-Continuous

Product	TGP (W)	NVDD	FB TOTAL ³	1.0V Total ¹	1.8V Total ²
		— (A)	1.35V ^{3, 4} (A)	1.0V ³ (A)	1.8V ³ (A)
N18E-G3	150	144	46	1.6	2.3
	160	152			
	170	160			
	180	168			
	190	175			
	200	180			
N18E-G3 MAX-Q	80	84	40	1.6	2.3
N18E-G2	115	116	46	1.6	2.3
N18E-G2 MAX-Q	80	84	40	1.6	2.3
N18E-G1	80	82	35	1.6	2.3
N18E-G1 MAX-Q	65	68	30	1.6	2.3
N18E-G0	80	82	35	1.6	2.3
N18E-G0 MAX-Q	60	63	30	1.6	2.3

Table 14. Output EDP-Peak

Product	TGP (W)	NVDD	FB TOTAL ⁴	1.0V Total ¹	1.8V Total ²
		— (A)	1.35V ^{2, 3} (A)	1.0V ² (A)	1.8V ⁵ (A)
N18E-G3	150	450	63	2.20	3.8
N18E-G3 MAX-Q	80	300	54	2.20	3.8
N18E-G2	115	375	63	2.20	3.8
N18E-G2 MAX-Q	80	300	54	2.20	3.8
N18E-G1	80	225	47	2.20	3.8
N18E-G1 MAX-Q	65	225	40	2.20	3.8
N18E-G0	80	225	47	2.20	3.8

Input EDPp and EDPc Specifications

Table 11. Input EDPp and EDPc Specification

GPU	Power Source and Input Voltage (V)	Input EDPp (1ms) ² (A)	Input EDPp (5ms) ² (A)	Input EDPc (1sec) ¹ (W)
N18E-G3	AC adapter (19V)	20	17	150
N18E-G3 MAX-Q	AC adapter (19V)	14	10	80
N18E-G2	AC adapter (19V)	18	15	115
N18E-G2 MAX-Q	AC adapter (19V)	12	10	80
N18E-G1	AC adapter (19V)	12	10	80
N18E-G1 MAX-Q	AC adapter (19V)	10	8	65
N18E-G0	AC adapter (19V)	12	10	80
N18E-G0 MAX-Q	AC adapter (19V)	10	7	60

Notes:

1. Input EDPc current can be calculated with the following equation:

$$\text{Input EDPc Current (A)} = \frac{\text{Input EDPc Power (W)}}{\text{Input Voltage (V)}}$$

2. Input EDPp current at different input voltage can be calculated with the following equation:

$$\text{Input EDPp(A) at } V_{\text{new}} = \text{Input EDPp(A) at 19V} \times \frac{19V}{V_{\text{new}}(V)}$$

HISTORY

SCHEMATIC MODIFY HISTORY

Vinafix.com

INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 116 of 139			

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------


Vinafix.com

EMI


PVCORE_DGPU




PVBAT




PVCORE_DGPU




P1V35S_FBVDDQ




PVCORE




P1V35S_FBVDDQ




PVCCGT




P5V0DS




P1V2




P3V3DS




P1V05A




PVCCIO



PVCCSA



P3V3S



Vinafix.com

Vinafix.com


INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
NFC CHW1			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		117 of 139	


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

ADJUST LED RES 8/16
8/29



RE-ORDER LED NET 3/31



TURBO#



HALL_SENSOR



Vinafix.com

REFERENCE NUMBER:700~800

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
RING LED			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-D	701
SHEET	1st	#	139

CHANGES	DATE
PCB P/N XXXXXXXXXXXXXXXX	21-OCT-2002
PCB VER	PCB VER
XXXX	XXXX

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

TURBO# BOARD

Vinafix.com

INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC.NUMBER 1310xxxxx-0-0 REV X01


SHEET 119 of 139

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxx PCB VER XXX

TURBO#



HALL_SENSOR




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	120 of 139		

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT1



Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX


SIZE	A3	CODE	CS	DOC NUMBER	1310xxxxx-0-0	REV	X01
SHEET	121	of	139				

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram


REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT2



Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET	122 of 139		




Vinafix.com

A





INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION USB/DP DE-MUX			
SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET		124 of 139	



TRANSFORMER



ESD




RJ-45



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		125 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	XXX



AMAZING_AZ5525_01F_R7G_DFN1006P2X_2P_DY 1 2 D7523
AMAZING_AZ5525_01F_R7G_DFN1006P2X_2P_DY 1 2 D7534
AMAZING_AZ5525_01F_R7G_DFN1006P2X_2P_DY 1 2 D7533
AMAZING_AZ5525_01F_R7G_DFN1006P2X_2P_DY 1 2 D7521
AMAZING_AZ5525_01F_R7G_DFN1006P2X_2P_DY 1 2 D7522

3/23 CHANGE

GND_ALG

127 OUT 126 BI RING2_CONN DB HP R L
127 OUT 126 BI DB HPS DB HP R R CN MIC

JACK600
3 1
5 5
6 6
2 2
4 4 MS

SINGA_2S13095_216111F_7P
6026B0464301


GND_ALG

GND_ALG



RESERVE FOR EMI

GND_ALG

127 IN DB SPK OUT R L P
127 IN DB SPK OUT R L N
127 IN DB SPK OUT R R N
127 IN DB SPK OUT R R P



RESERVE FOR EMI, PLACEMENT NEAR CONNECTOR



EMI CAPACITORS TO CLOSE TO JACK SIDE



GND_ALG



EMI CAPACITORS TO CLOSE TO JACK SIDE




GND_ALG

INVENTEC

TITLE
MODEL, PROJECT, FUNCTION

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01
SHEET 126 of 139

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX





	8	7	6	5	4	3	2	1
D								
C								
B								
A								


FOR 17 SMALL BOARD

Vinafix.com

6050A3090601



TO MB TO KB





6050A3090501



TO MB

TO KB



TITLE	MODEL,PROJECT,FUNCTION

[illegible]


SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

SHEET 131 of 139

Vinafix.com

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



USB 3.0 PORT1



Vinafix.com

REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT2



Vinafix.com

INVENTEC


TITLE	MODEL,PROJECT,FUNCTION Block Diagram
<p>1. Block Diagram</p>	<p>2. Block Diagram</p>

SIZE	CODE	DOC.NUMBER
121	2	2

REV

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET 133 of 139



Vinafix.com

A




CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET		135 of 139	



DATE	CODE	DOC.NUMBER
------	------	------------

SHEET 135 of 139



TRANSFORMER



ESD




RJ-45



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	136 of 139		

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	XXX



	8	7	6	5	4	3	2	1
D								
C								
B								
A								

Vinafix.com